

## Specification

### Title of the Invention

#### Synchronous Clock Supply System and Synchronous Clock Supply Method

5

#### Background of the Invention

The present invention relates to a synchronous clock supply system and synchronous clock supply method which supply a synchronous clock to each node such as a switching unit in an ATM (Asynchronous Transfer Mode) network and, more particularly, to a synchronous clock supply system and synchronous clock supply method capable of reconfiguring a clocked network when supply of a clock is cut off due to a fault or the like in part of a line which connects nodes.

The ATM has been developed as a multimedia application transmission medium, and is currently used as one of backbone techniques of the Internet. The ATM network is widely utilized for asynchronous data in a LAN (Local Area Network) represented by the Internet, and also synchronous data such as audio data and video data (these data will be generally referred to as application data hereinafter).

To exchange application data of a synchronous system between terminals, these terminals must be synchronized by clocks. To relay data of a synchronous system by using the ATM network, the ATM network must be

synchronized by clocks. This requires construction of a clocked topology as a network layout structure which is hardly influenced by an external factor such as a fault in the ATM network.

5                   In designing an ATM network, the ATM network designer conventionally sets a clocked network for each ATM node in the network. The ATM node means an element device such as a switching unit or terminal which configures a network. Conventionally, a clock  
10 synchronization source is set or switched for each ATM node such as a switching node. More specifically, the network designer determines a switching unit serving as a clock synchronization source in advance. The  
15 determined switching unit uses a clock. At the remaining nodes, clock supply ports for receiving clocks at the nodes are so determined as to make a clocked topology unique.

                  In a network, a fault may occur in a clock supply route depending on a line fault or the like. One  
20 clock supply route will be considered. In a conventional synchronous clock supply system, synchronous clocks are sequentially supplied from a clock supply source to nodes via a predetermined route. If a fault occurs in an upstream node closer to the  
25 clock supply source, no synchronous clock is supplied to a downstream node. The downstream node cannot be synchronized by the clock.

To prevent this, the first technique (Japanese Patent Laid-Open No. 1-231450) in which each node can select and use one of a plurality of prepared clock supply ports and a clock supply port for receiving a  
5 clock having the next or subsequent priority can also be determined has conventionally been adopted. In the first technique, oscillation precision priorities (priority order) are assigned to a plurality of clocks. These clocks are exchanged with priorities between  
10 communication devices which use the clocks as synchronous clocks. The priority of a synchronous clock which generates a fault in a clock supply route is decreased. Communication devices can always be operated by a clock having high priority, increasing the  
15 synchronization precision and coping with occurrence of a fault in the clock supply route.

In the conventionally proposed second technique (Japanese Patent Laid-Open No. 2000-286857), a plurality of ATM switches serve as clock supply sources,  
20 and priorities (priority levels) are set for clocks supplied by the ATM switches. When a fault occurs in a line, the clock supply source of a switch having the highest priority among fault-free ATM switches is used to supply a clock to other ATM switches.

25 In the first technique, however, when a fault occurs in the clock supply route, a different clock is supplied from the same clock supply source to each

communication device. This technique cannot perform high-precision synchronization processing of supplying an identical synchronous clock from one supply source to each network portion.

5           Also in the second technique, when a fault occurs in a line, a different ATM switch is used as a clock supply source. The second technique cannot achieve high-precision synchronization processing of supplying an identical synchronous clock from one supply  
10 source to each network portion.

          The conventional problem will be explained in more detail with reference to Fig. 11. In a network shown in Fig. 11, a first switching unit 501<sub>1</sub> receives video data 503 as an ATM cell from a video distribution  
15 device 502 which distributes images. The first switching unit 501<sub>1</sub> transfers the video data 503 to a second switching unit 501<sub>2</sub> via a line 504. A video reproduction device 505 is connected to the second switching unit 501<sub>2</sub>, and receives and reproduces video  
20 data 506 from the second switching unit 501<sub>2</sub>.

          Assume that the first switching unit 501<sub>1</sub> receives a clock from the video distribution device 502 and supplies a completely synchronized clock to the second switching unit 501<sub>2</sub>. If the second switching  
25 unit 501<sub>2</sub> also supplies the video data 506 to the video reproduction device 505 in complete synchronism with the clock, the video reproduction device 505 can reproduce a

synchronized image even upon occurrence of a "temporal fluctuation" in the clock in the video distribution device 502.

If, however, any fault occurs in clock transmission and another clock is supplied to the second switching unit 501<sub>2</sub> or video reproduction device 505, the clock is not identical to that used in the video distribution device 502. A shift from a clock which should be originally used to reproduce video data inevitably occurs. The video reproduction device 505 cannot reproduce a synchronized image.

#### Summary of the Invention

It is an object of the present invention to provide a synchronous clock supply system and synchronous clock supply method in which a node that cannot receive a synchronous clock from a clock supply source can autonomously receive a clock from the clock supply source.

To achieve the above object, according to the present invention, there is provided a synchronous clock supply system comprising at least one relay node which is positioned in a clock supply route formed by coupling arbitrary virtual paths for nodes in a network, and a termination node which is positioned in a downstream side of the clock supply route farther than the relay node from a synchronous clock sending source used to synchronize the nodes in the network, and finally

receives the synchronous clock via a predetermined port,  
the relay node having fault detection means for, when no  
synchronous clock is supplied in a downstream direction  
from an upstream side of the clock supply route due to a  
5 fault in the virtual path, detecting that no synchronous  
clock is supplied, fault notification data transmission  
means for, when the fault detection means detects the  
fault, sending fault notification data representing  
occurrence of the fault to the downstream side of the  
10 clock supply route, and first port switching means for,  
when switching instruction data designating switching to  
another port for supply of the synchronous clock is sent  
in the upstream side from the downstream side of the  
clock supply route, switching a port for receiving the  
15 synchronous clock to the port, and the termination node  
having second port switching means for, when another  
port is connected to the sending source via another  
virtual path and the fault notification data is sent  
from the relay node, performing port switching for  
20 supplying the synchronous clock from the predetermined  
port to another port, and port switching instruction  
means for, when the port switching means performs port  
switching, sending switching instruction data which  
instructs the upstream side of the clock supply route to  
25 switch the port to another port for supply of the  
synchronous clock.

### Brief Description of the Drawings

Fig. 1 is a block diagram showing the configuration of a synchronous clock supply system according to the first embodiment of the present  
5 invention;

Fig. 2 is a block diagram showing the schematic circuit configuration of the first switching unit according to the first embodiment;

Fig. 3A is a view showing an example of the  
10 relationship between an ATM cell and a clock which are output from the first switching unit according to the first embodiment;

Fig. 3B is a timing chart showing the example of the relationship between an ATM cell and a clock  
15 which are output from the first switching unit according to the first embodiment;

Fig. 4 is a table showing a clock supply line priority table stored in the first switching unit according to the first embodiment;

20 Fig. 5 is a flow chart showing processing by the second switching unit when a clock supply port detects a fault according to the first embodiment;

Fig. 6 is a flow chart showing in detail OAM cell transmission processing by the second switching  
25 unit according to the first embodiment;

Fig. 7 is a flow chart showing the contents of clock supply line switching processing performed by the

fourth switching unit according to the first embodiment;

Fig. 8 is a flow chart showing the contents of processing when the third switching unit receives an RDI-containing OAM cell according to the first

5 embodiment;

Fig. 9 is a block diagram showing the configuration of a synchronous clock supply system according to the second embodiment of the present invention;

10 Fig. 10 is a table showing a clock supply line priority table stored in the first switching unit according to the second embodiment; and

Fig. 11 is a block diagram showing an example of a network for explaining a conventional problem in  
15 detail.

#### Description of the Preferred Embodiments

The present invention will be described in detail by the following embodiments.

As shown in Fig. 1, a synchronous clock supply  
20 system 100 according to the first embodiment of the present invention comprises first to fourth switching units 101<sub>1</sub> to 101<sub>4</sub> as nodes. Of the switching units 101<sub>1</sub> to 101<sub>4</sub>, the first switching unit 101<sub>1</sub> is connected to a video distribution device 102 shown in Fig. 1 in order  
25 to allow the video distribution device 102 to supply video data 103 to several user terminals in a network. These user terminals do not directly concern the video



data 103, and are not illustrated in Fig. 1. The second, third, and fourth switching units 101<sub>2</sub>, 101<sub>3</sub>, and 101<sub>4</sub> are connected to video reproduction devices 105<sub>2</sub>, 105<sub>3</sub>, and 105<sub>4</sub> which receive video data 104<sub>2</sub>, 104<sub>3</sub>, and 104<sub>4</sub> as transferred data of the video data 103. The second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub> are also connected to user terminals. These user terminals do not directly concern the video data 103 (104), and are not illustrated in Fig. 1.

10               The system 100 of the first embodiment gives attention to reproduction of the video data 103 sent from the device 102 by the user terminals (video reproduction devices 105<sub>2</sub>, 105<sub>3</sub>, and 105<sub>4</sub>) in synchronism with the clock of the device 102. In other words, the system 100 of the first embodiment is so constructed as to reproduce the video data 103 sent from the device 102.

              The first to fourth switching units 101<sub>1</sub> to 101<sub>4</sub> are connected to a plurality of user terminals (not shown in Fig. 1), and exchange other data input/output to/from these user terminals. In general, these data contain asynchronous data at a high rate. The system 100 shown in Fig. 1 can assume that synchronous data other than the video data 103 sent from the device 102 flow as ATM cells through a network. However, the first embodiment particularly gives attention to the video data 103 of the device 102. The system is so

constructed as to reproduce the transferred video data 104<sub>2</sub>, 104<sub>3</sub>, and 104<sub>4</sub> by the video reproduction devices 105<sub>2</sub>, 105<sub>3</sub>, and 105<sub>4</sub> without any step-out. Various settings are done for this purpose.

5                In the system 100, the first to fourth switching units 101<sub>1</sub> to 101<sub>4</sub> function as a transit network for application data of a synchronous system between user terminals such as the device 102 and video reproduction devices 105<sub>2</sub>, 105<sub>3</sub>, and 105<sub>4</sub>. That is, the  
10 first to fourth switching units 101<sub>1</sub> to 101<sub>4</sub> function as ATM cell switching points which store application data of a synchronous system.

              Two clock supply ports (a and h), (b and c), (d and e), or (f and g) shown in Fig. 1 are assigned to  
15 each of the first, second, third, and fourth switching units 101<sub>1</sub>, 101<sub>2</sub>, 101<sub>3</sub>, and 101<sub>4</sub> in order to supply clocks. Clock supply lines 107<sub>ab</sub>, 107<sub>cd</sub>, 107<sub>ef</sub>, and 107<sub>gh</sub> are connected to adjacent clock supply port pairs (a and b), (c and d), (e and f), and (g and h) so as to connect  
20 the four switching units 101<sub>1</sub> to 101<sub>4</sub> to a closed loop.

              In the first embodiment, the first switching unit 101<sub>1</sub> connected to the device 102 serves as a clock supply source. A clock supply route 108 for supplying a clock to the second to fourth switching units 101<sub>2</sub> to  
25 101<sub>4</sub> is set from the first switching unit 101<sub>1</sub> as a start point. In the route 108, the line 107<sub>ab</sub> is used as a path from the first switching unit 101<sub>1</sub> to the

second switching unit 101<sub>2</sub>. The line 107<sub>cd</sub> is used as a path from the second switching unit 101<sub>2</sub> to the third switching unit 101<sub>3</sub>. The line 107<sub>ef</sub> is used as a path from the third switching unit 101<sub>3</sub> to the fourth switching unit 101<sub>4</sub>.

Further, a clock synchronization switching OAM connection 109 is set in the same direction as a direction in which a clock is supplied in the route 108. OAM (Operation Administration and Maintenance) determines the mechanism of ATM maintenance, operation, and administration.

The OAM connection 109 detects a fault in the connection and makes a notification about the fault by using two alarm transfer cells, i.e., AIS (Alarm Indication Signal) cell and RDI (Remote Defect Indication) cell. The AIS and RDI cells are OAM cells. The switching unit 101 (second switching unit 101<sub>2</sub> in the first embodiment) serving as a node which detects a fault in the OAM connection 109 sends an AIS cell to the fourth switching unit 101<sub>4</sub> serving as a node at the termination point of the connection. The fourth switching unit 101<sub>4</sub> which serves as a node at the termination point of the OAM connection 109 and has received the AIS cell transmits an RDI cell to the OAM connection 109. The AIS and RDI cells have conventionally been used for fault detection. In the first embodiment, while the first switching unit 101<sub>1</sub> is

held as a clock supply source, clocks can be supplied from the first switching unit 101<sub>1</sub> to the second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub> by using another path.

5                   The schematic circuit configuration of the first switching unit will be explained with reference to Fig. 2. The second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub> basically have the same configuration as that of the first switching unit 101<sub>1</sub>, and an illustration and  
10 description thereof will be omitted. The first switching unit 101<sub>1</sub> comprises a control unit 111 having a CPU (Central Processing Unit: not shown) and a memory which stores a control program.

                  The control unit 111 monitors a fault in a  
15 line connected to an upstream switching unit 101 in accordance with an OAM protocol. If necessary, the control unit 111 executes clock supply line change processing (to be described later). The control unit 111 is connected to an input line unit 113 which  
20 externally receives an ATM cell, an ATM switch 114, and an output line unit 115 which externally outputs an ATM cell. The control unit 111 is also connected to a clock supply line priority table 117 used to switch a clock supply port in accordance with the priority, and to a  
25 line master unit 118.

                  The control unit 111 comprises a fault detection unit 111a, fault notification data

transmission unit 111b, port switching unit 111c, and port switching instruction unit 111d. The fault detection unit 111a performs processing in step S201 of Fig. 5. The fault notification data transmission unit 111b performs processing in step S202 of Fig. 5 or step S222 of Fig. 6. The port switching unit 111c performs processing in step S244 of Fig. 7 or step S262 of Fig. 8. The port switching instruction unit 111d performs processing in step S245 of Fig. 7.

10                   The line master unit 118 receives a reference clock 121 sent from a clock generation source 119 via a clock input circuit 120. The line master unit 118 also receives each clock 123 from the device 102 via a corresponding clock input circuit 124. Also when clocks are sent from user terminals (not shown), the clocks are input to the line master unit 118 via corresponding clock input circuits (gate may be connected to an unused user terminal). The clock input circuit 124 extracts a clock from the frequency of an input signal (including optical data). When the line master unit 118 determines that the extracted clock is a master (reference) clock, the clock input circuit 124 supplies the clock to the line master unit 118. When the line master unit 118 determines that a user terminal such as the device 102 does not supply any reference clock, the clock input circuit 120 connected to the clock generation source 119 supplies a clock supplied from the clock generation

source 119 prepared in the switching unit 101 as a master (reference) clock to the line master unit 118. The line master unit 118 alternatively turns on (connects) one of the clock input circuit 120 and clock input circuits 124, and turns off (disconnects) the remaining gates. Control of turning on one of the clock input circuit 120 and clock input circuits 124 and turning off the remaining circuits is set in advance by the operation manager of the clock supply system 100 in, e.g., designing the system. In the first embodiment, the video data 103 is distributed in synchronism with, i.e., in frequency proportion to the clock 123 used by the device 102. A setting of turning on the clock input circuit 124 is made before the start of operating the system.

The clock 123 selected by the line master unit 118 is supplied to the control unit 111, and the control unit 111 supplies the clock 123 to respective units in the first switching unit 101<sub>1</sub>. The control unit 111 controls the flow rate (frequency), per unit time (period or cycle), of a signal output from the output line unit 115 in synchronism with (in frequency proportion to) the supplied clock 123. For example, the first switching unit 101<sub>1</sub> receives from the device 102 the video data 103 synchronized with a predetermined clock frequency. The first switching unit 101<sub>1</sub> does not output any special clock signal from the output line

unit 115, but sends, e.g., ATM cells in proportion to the clock frequency per unit time.

Assume that hatched ATM cells in Fig. 3A are clock signals  $123_1, 123_2, \dots$  serving as ATM cells of the video data 103 output from the device 102. The clock input circuit 124 shown in Fig. 2 extracts a reference clock in the device 102 on the basis of the clock signals  $123_1, 123_2, \dots$  (Fig. 3B). The line master unit 118 adds other ATM cells 125 so as to achieve a flow rate of, e.g., four cells per unit time (period or cycle), and sends the resultant ATM cells to the next switching unit. The ATM cell 125 is an ATM cell which transfers information other than an image sent from another user terminal or the device 102 in Fig. 2. The ATM cell 125 may be a dummy ATM cell.

If the frequency of the clock signals  $123_1, 123_2, \dots$  serving as ATM cells of the video data 103 from the device 102 temporarily varies, the frequency of the internal clock of the first switching unit  $101_1$  also varies in accordance with the variation. The traffic of ATM cells sent from the first switching unit  $101_1$  to the next switching unit also varies in accordance with the variation. As a result, another switching unit can also correctly reproduce the video data 103 on the basis of a master clock reproduced from ATM cells sent from the first switching unit  $101_1$ .

The system 100 of the first embodiment

requires a setting in which only one of the first to fourth switching units 101<sub>1</sub> to 101<sub>4</sub> shown in Fig. 1 serves as a master for outputting a reference clock and the remaining switching units serve as slaves. The line master units 118 of the switching units 101<sub>1</sub> to 101<sub>4</sub> are set by the system operator in advance so as to meet this requirement. In the first embodiment, the line master unit 118 of the first switching unit 101<sub>1</sub> serves as a clock master, and the line master units 118 of the second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub> serve as clock slaves.

The input line unit 113 receives an ATM cell 131 which stores application data of a synchronous system. Based on a signal representing an instruction from the control unit 111, the input line unit 113 performs processes such as termination of a connection, monitoring of the flow rate of the ATM cell 131, header conversion of the ATM cell 131, performance monitoring including a fault, and reassembly/segmentation of the ATM cell 131. When the input line unit 113 receives an OAM cell 132 which forms part of an ATM cell, the input line unit 113 supplies a content stored in the cell to the control unit 111. The input line unit 113 and output line unit 115 also perform processing of detecting a line fault. When the input line unit 113 or output line unit 115 detects a line fault, the unit 113 or 115 supplies the fault content to the control unit



111.

The ATM switch 114 executes swithing of an ATM cell input from the input line unit 113. The output line unit 115 sends the ATM cell received from the ATM switch 114 to a predetermined connection via an output line 133. The output line unit 115 monitors a fault in accordance with a signal representing an instruction from the control unit 111, and if necessary, generates an OAM cell. The generated OAM cell is sent to the OAM connection 109.

As shown in Fig. 4, the table 117 stored in each of the second to fourth switching units stores a connection at which an OAM cell is detected and a changed clock supply port in correspondence with the priority. In the first embodiment, the first switching unit 101<sub>1</sub> serves as a clock supply source, and the table 117 of the first switching unit 101<sub>1</sub> does not store data on a changed clock supply port and a connection at which an OAM cell is detected.

When a fault occurs in one of the lines 107<sub>ab</sub>, 107<sub>cd</sub>, 107<sub>ef</sub>, and 107<sub>gh</sub> shown in Fig. 1 that is currently used by each of the second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub>, or when the switching unit is positioned at the termination of the OAM connection 109 and receives an AIS cell, the lines 107<sub>ab</sub>, 107<sub>cd</sub>, 107<sub>ef</sub>, and 107<sub>gh</sub> are switched by looking up the prepared table 117 (contents describing the switching unit in Fig. 4). In

the first embodiment, two priorities (priority order), i.e., first priority "1" and second priority "2" are determined for switching. The contents of the table 117 are set in advance by the system operator in  
5 constructing the system 100 of the first embodiment or changing the system. If the first switching unit 101<sub>1</sub> loses the master position as a clock supply source and changes to a slave, data on the connection and changed clock supply port of the first switching unit 101<sub>1</sub> are  
10 stored in the table 117.

The operation of the system 100 according to the first embodiment will be exemplified. In this example, a signal (to be simply referred to as a synchronous clock hereinafter) corresponding to a flow  
15 rate (frequency) per unit time that represents clocks in the device 102 is supplied from the first switching unit 101<sub>1</sub> shown in Fig. 1 to the second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub> at the clock supply ports (b, d, and f) having the priority "1" in the table 117 of Fig. 4.  
20 Since the synchronous clock is extracted from the frequency component of a signal (including optical data), the synchronous clock contains an AIS-containing OAM cell and RDI-containing OAM cell in addition to an ATM cell representing general data.

25 The first switching unit 101<sub>1</sub> outputs a synchronous clock received from either the clock generation source 119 or device 102 shown in Fig. 2 from

the clock supply port a to the line 107<sub>ab</sub>. In this example, the clock input circuit is turned on to select the clock 123 sent from the device 102 and output the clock 123 from the clock supply port a to the line  
5 107<sub>ab</sub>. The second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub> receive the synchronous clock via the route 108, and perform various operations in synchronism with the synchronous clock. The reference clock 121 output from the clock generation source 119 is used when a  
10 synchronous clock need not be sent by using a clock from a user terminal as a reference, or when no reference clock is supplied from the upstream side.

Assume that a fault occurs in the line 107<sub>ab</sub> which connects the first and second switching units 101<sub>1</sub>  
15 and 101<sub>2</sub> at given time. In this case, no synchronous clock is supplied from the first switching unit 101<sub>1</sub> to the second switching unit 101<sub>2</sub>. Thus, the input line unit 113 shown in Fig. 2 in the second switching unit 101<sub>2</sub> detects a fault at the clock supply port b.

20 As shown in Fig. 5, if the control unit 111 of the second switching unit 101<sub>2</sub> detects a fault at the clock supply port b (step S201: Y), the control unit 111 executes transmission processing of an AIS-containing OAM cell (step S202). The control unit 111 of the  
25 second switching unit 101<sub>2</sub> waits for reception of an RDI-containing OAM cell (step S203).

As shown in Fig. 6, in OAM cell transmission

processing by the second switching unit 101<sub>2</sub>, a line connected to the clock supply port c having the priority "2" subsequent to the priority "1" in the table 117 shown in Fig. 4 is selected (step S221). As shown in 5 Fig. 1, the line 107<sub>cd</sub> is selected. The control unit 111 generates an AIS-containing OAM cell to the OAM connection 109 set in the selected line 107<sub>cd</sub>, and transmits the OAM cell via the output line unit 115 (step S222). A timer for waiting for reception of an 10 RDI-containing OAM cell at the OAM connection 109 is set (step S223), and OAM cell transmission processing ends (END).

A clock used by the second switching unit 101<sub>2</sub> at this time will be explained. As described above, the 15 second switching unit 101<sub>2</sub> does not receive a synchronous clock from the first switching unit 101<sub>1</sub> due to a fault in the line 107<sub>ab</sub>. That is, no ATM cell is supplied from the first switching unit 101<sub>1</sub>. At this time, the line master unit 118 in the second switching 20 unit 101<sub>2</sub> turns on the clock input circuit 120 (see Fig. 2), and supplies the reference clock 121 to the control unit 111. Since no video data 103 arrives from the device 102 shown in Fig. 1, an AIS-containing OAM cell is added to an ATM cell processed by another user 25 terminal (not shown), and the resultant cell is sent to the line 107<sub>cd</sub>.

The AIS-containing OAM cell transmitted from

the second switching unit 101<sub>2</sub> in step S222 of Fig. 6 is input from the input line unit 113 of the third switching unit 101<sub>3</sub> at the OAM connection 109, and supplied to the control unit 111. Since the third  
5 switching unit 101<sub>3</sub> is not the termination of the OAM connection 109, the AIS-containing OAM cell is directly supplied to the output line unit 115. The output line unit 115 transfers the OAM cell to the fourth switching unit 101<sub>4</sub> at the termination of the OAM connection 109.

10               The second and third switching units 101<sub>2</sub> and 101<sub>3</sub> do not receive a synchronous clock which should be originally supplied from the first switching unit 101<sub>1</sub>. The third switching unit 101<sub>3</sub> extracts a clock from the frequency of a signal sent from the second switching  
15 unit 101<sub>2</sub>. While the third switching unit 101<sub>3</sub> processes the clock as a synchronous clock having a unit time as a period, the unit 101<sub>3</sub> transfers an AIS-containing OAM cell to the fourth switching unit 101<sub>4</sub> at the termination.

20               As shown in Fig. 7, if the fourth switching unit 101<sub>4</sub> detects an AIS-containing OAM cell at the OAM connection 109 that is input to the input line unit 113 (step S241: Y), the unit 101<sub>4</sub> specifies a line having the priority "2" subsequent to the current priority "1"  
25 in the table 117 shown in Fig. 4 (step S242). The control unit 111 of the fourth switching unit 101<sub>4</sub> uses the input line unit 113 to check whether a fault has

occurred in the line 107<sub>gh</sub> connected to the clock supply port g (step S243). If no fault has occurred (Y), the control unit 111 notifies the line master unit 118 of the line 107<sub>gh</sub> as a line for newly supplying a

5    synchronous clock, and switches the line (step S244). The control unit 111 sends back an RDI-containing OAM cell to the OAM connection 109 (step S245).

          If a fault is determined in step S243 to have occurred in the line 107<sub>gh</sub>, the fourth switching unit  
10    101<sub>4</sub> cannot receive any synchronous clock from the first switching unit 101<sub>1</sub> even by switching. In this case, processing ends without setting switching of the clock supply line in the line master unit 118 and sending back an RDI-containing OAM cell to the OAM connection 109  
15    (END).

          If the fourth switching unit 101<sub>4</sub> sends back the RDI-containing OAM cell to the OAM connection 109, the third and second switching units 101<sub>3</sub> and 101<sub>2</sub> sequentially receive the RDI-containing OAM cell.

20           As shown in Fig. 8, if the third switching unit 101<sub>3</sub> receives the RDI-containing OAM cell from the fourth switching unit 101<sub>4</sub> at the termination (step S261: Y), the unit 101<sub>3</sub> switches the line 107<sub>ef</sub> connected to the clock supply port e which has received the cell,  
25    to the clock supply line (step S262), and ends reception processing (END).

          As shown in Fig. 5, the control unit 111 of

the second switching unit 101<sub>2</sub> executes transmission processing of an AIS-containing OAM cell upon detecting a fault at the clock supply port b. After that, the control unit 111 waits for reception of an

5 RDI-containing OAM cell. In this state, if the control unit 111 receives an RDI-containing OAM cell before the time-out of the timer for waiting for reception of an RDI-containing OAM cell, as shown in Fig. 6 (step S203 of Fig. 5: Y), the control unit 111 performs the same

10 RDI-containing OAM cell reception processing as that shown in Fig. 8 (step S205). Accordingly, clock supply line switching processing of the second switching unit 101<sub>2</sub> upon detecting a fault at the clock supply port ends (END).

15 If the time-out of the timer for waiting for reception of an RDI-containing OAM cell occurs in step S204 (Y), no response has been received for AIS-containing OAM cell transmission processing executed upon occurrence of a fault. In this case, whether a

20 clock supply port having the next priority exists in the table 117 shown in Fig. 4 is determined (step S206). If a clock supply port having the next priority exists (Y), processing shown in Fig. 6 using a clock supply line connected to the clock supply port having this priority

25 is performed. In this processing, the current priority "2" in the table 117 shown in Fig. 4 is changed to the next priority "3" (not shown). A clock supply line

connected to the new clock supply port is specified instead of the line 107<sub>cd</sub> connected to the current clock supply port c (step S221 of Fig. 6). An AIS-containing OAM cell is generated for a clocked switching OAM connection set in the specified line, and transmitted via the output line unit 115 (step S222).

In the first embodiment, no priority is set subsequent to the current priority "2" in the table 117 shown in Fig. 4 (step S206: N). Since no clock supply line serving as a switching destination exists, switching operation ends (END). In the final example, switching is not finally completed, and the first switching unit 101<sub>1</sub> cannot function as a clock supply source.

In the first embodiment described above, when the OAM connection 109 is set in an ATM network and a fault occurs in a clock supply path, an AIS-containing OAM cell is supplied to a downstream switching unit 101. A switching unit (fourth switching unit 101<sub>4</sub> in the first embodiment) as the termination of the clocked switching OAM connection 109 selects a clock supply switchable line. The switching unit sends back an RDI-containing OAM cell to the OAM connection 109, and notifies an upstream switching unit (second switching unit 101<sub>2</sub> in the first embodiment) that the clock supply line can be switched. This can prevent disconnection of a switching unit 101 from the clocked network owing to a



fault in a downstream clock supply line upon switching the clock supply line, unlike the prior art.

Consequently, the clocked network of the ATM network including the downstream switching unit 101 can be

5 reconfigured.

A synchronous clock supply system according to the second embodiment of the present invention will be described. As shown in Fig. 9, a synchronous clock supply system 300 according to the second embodiment

10 comprises first to seventh switching units  $301_1$  to  $301_7$ , as nodes. Of the switching units  $301_1$  to  $301_7$ , the first switching unit  $301_1$  is connected to a video distribution device 302 shown in Fig. 9 in order to allow the video distribution device 302 to supply video

15 data 303 to several user terminals in a network. These user terminals do not directly concern the video data 303, and are not illustrated in Fig. 9. The second to seventh switching units  $301_2$  to  $301_7$  are connected to video reproduction devices  $305_2$  to  $305_7$ , which receive

20 video data  $304_2$  to  $304_7$  as transferred data of the video data 303. The second to seventh switching units  $301_2$  to  $301_7$  are also connected to user terminals. These user terminals do not directly concern the video data 303 (304), and are not illustrated in Fig. 9.

25 The synchronous clock supply system 300 of the second embodiment gives attention to reproduction of the video data 303 sent from the video distribution device

302 by the user terminals (video reproduction devices 305<sub>2</sub> to 305<sub>7</sub>) in synchronism with the clock of the video distribution device 302. In other words, the synchronous clock supply system 300 of the second  
5 embodiment is so constructed as to reproduce the video data 303 sent from the video distribution device 302.

The first to seventh switching units 301<sub>1</sub> to 301<sub>7</sub>, are connected to a plurality of user terminals (not shown in Fig. 9), and exchange other data input/output  
10 to/from these user terminals. In general, these data contain asynchronous data at a high rate. Asynchronous data need not be reproduced in real time by using a temporal reference "clock". The synchronous clock supply system 300 shown in Fig. 9 can assume that  
15 synchronous data other than the video data 303 sent from the video distribution device 302 flow as ATM cells through a network. However, the second embodiment particularly gives attention to the video data 303 of the video distribution device 302. The system is so  
20 constructed as to reproduce the transferred video data 304<sub>2</sub> to 304<sub>7</sub> by the video reproduction devices 305<sub>2</sub> to 305<sub>7</sub>, without any step-out. Various settings are done for this purpose.

The synchronous clock supply system 300  
25 functions as a transit network for application data of a synchronous system between user terminals. That is, the first to seventh switching units 301<sub>1</sub> to 301<sub>7</sub>, function

as ATM cell switching points which store application data of a synchronous system.

In the second embodiment, a plurality of clock supply lines exist in an ATM network which constitutes the synchronous clock supply system 300. A clock supply line 309<sub>ab</sub> is connected between a clock supply port a of the first switching unit 301<sub>1</sub> and a clock supply port b of the second switching unit 301<sub>2</sub>. A clock supply line 309<sub>cd</sub> is connected between a clock supply port c of the second switching unit 301<sub>2</sub> and a clock supply port d of the third switching unit 301<sub>3</sub>. Similarly, the first to seventh switching units 301<sub>1</sub> to 301<sub>7</sub> comprise clock supply ports (a and g), (b, c, and m), (d and e), (f and l), (n and o), (p, k, and j), and (h and i). Clock supply lines 309 with suffixes of alphabetic combinations representing facing clock supply ports as shown in Fig. 9 are connected between the clock supply ports.

In the synchronous clock supply system 300, the first switching unit 301<sub>1</sub> which receives the video data 303 from the video distribution device 302 serves as a clock supply source. First to third clock supply routes 306 to 308 are set as synchronous clock supply routes by using the first switching unit 301<sub>1</sub> as a start point. In the first clock supply route 306, the clock supply port of the second switching unit 301<sub>2</sub> is the port b, that of the third switching unit 301<sub>3</sub> is the

port d, and that of the fourth switching unit 301<sub>4</sub> is the port f. In the second clock supply route 307, the clock supply port of the seventh switching unit 301<sub>7</sub> is the port h, and that of the sixth switching unit 301<sub>6</sub> is the port j. In the third clock supply route 308, the clock supply port of the second switching unit 301<sub>2</sub> is the port b which is also adopted in the first clock supply route 306, and that of the fifth switching unit 301<sub>5</sub> is the port n.

First to third clock synchronization switching OAM connections 311 to 313 are set in the same directions as the first to third clock supply routes 306 to 308. More specifically, the first connection 311 which sequentially reaches the second switching unit 301<sub>2</sub>, third switching unit 301<sub>3</sub>, and fourth switching unit 301<sub>4</sub> is set from the first switching unit 301<sub>1</sub> serving as a start point. The second connection 312 which sequentially reaches the seventh switching unit 301<sub>7</sub> and sixth switching unit 301<sub>6</sub> is similarly set from the first switching unit 301<sub>1</sub> serving as a start point. The third connection 313 which sequentially reaches the second switching unit 301<sub>2</sub> and fifth switching unit 301<sub>5</sub> is similarly set from the first switching unit 301<sub>1</sub> serving as a start point.

The circuit configurations of the first to seventh switching units 301<sub>1</sub> to 301<sub>7</sub> are basically the same as that of the first switching unit 101<sub>1</sub> described

in the first embodiment with reference to Fig. 2 except a clock supply line priority table (to be described later). A description of the circuit configurations of the first to seventh switching units 301<sub>1</sub> to 301<sub>7</sub> will  
5 be omitted. A detailed circuit will be explained directly using reference numerals in Fig. 2 in principle.

Fig. 10 shows a clock supply line priority table stored in each of the second to seventh switching  
10 units. A clock supply line priority table 317 stores a connection at which an OAM cell is detected and a changed clock supply port in correspondence with the priority. Also in the second embodiment, the first switching unit 301<sub>1</sub> serves as a clock supply source, and  
15 the clock supply line priority table 317 of the first switching unit 301<sub>1</sub> does not store data on a connection at which an OAM cell is detected and a changed clock supply port.

When a fault occurs in one of the clock supply  
20 lines 309<sub>ab</sub>, 309<sub>cd</sub>, 309<sub>ef</sub>, 309<sub>gh</sub>,... shown in Fig. 9 that is currently used by each of the second to seventh switching units 301<sub>2</sub> to 301<sub>7</sub>, or when the switching unit is positioned at the termination of any one of the OAM connections 311 to 313 and receives an AIS cell, a  
25 corresponding one of the clock supply lines 309<sub>ab</sub>, 309<sub>cd</sub>, 309<sub>ef</sub>, 309<sub>gh</sub>,... is switched by looking up the prepared clock supply line priority table 317 (contents

describing the switching unit in Fig. 10). In the second embodiment, three priorities (priority order), i.e., first priority "1" to third priority "3" are determined for switching. The contents of the clock supply line priority table 317 are set in advance by the system operator in constructing the synchronous clock supply system 300 of the second embodiment or changing the system. If the first switching unit 301<sub>1</sub> loses the master position as a clock supply source and changes to a slave, data on the connection and changed clock supply port of the first switching unit 301<sub>1</sub> are stored in the clock supply line priority table 317.

The operation of the synchronous clock supply system according to the second embodiment will be exemplified. In this example, a signal (synchronous clock) corresponding to a flow rate (frequency) per unit time that represents clocks in the video distribution device 302 is supplied from the first switching unit 301<sub>1</sub> shown in Fig. 9 to the second to seventh switching units 301<sub>2</sub> to 301<sub>7</sub>, at the clock supply ports (b, d, and f), (h and j), and (b and n) having the priority "1" in the clock supply line priority table 317 of Fig. 10. Since the synchronous clock is extracted from the frequency component of a signal (including optical data), the synchronous clock contains an AIS-containing OAM cell and RDI-containing OAM cell in addition to an ATM cell representing general data.

The first switching unit 301<sub>1</sub> outputs a synchronous clock received from either a clock generation source 119 shown in Fig. 2 or the video distribution device 302 shown in Fig. 9 from the two clock supply ports a and g to the clock supply lines 309<sub>ab</sub> and 309<sub>hg</sub>. In this example, the clock input circuit is turned on to select a clock (corresponding to a clock 123 in Fig. 2) sent from the video distribution device 302 and output the clock from the clock supply ports a and g to the clock supply lines 309<sub>ab</sub> and 309<sub>hg</sub>. The second to seventh switching units 301<sub>2</sub> to 301<sub>7</sub> receive the synchronous clock via the first to third clock supply routes 306 to 308, and perform various operations in synchronism with the synchronous clock.

Assume that a fault occurs in the clock supply line 309<sub>ab</sub> which connects the first and second switching units 301<sub>1</sub> and 301<sub>2</sub>. In this case, no synchronous clock is supplied to the second switching unit 301<sub>2</sub>. Thus, an input line unit 113 shown in Fig. 2 in the second switching unit 301<sub>2</sub> detects a fault at the clock supply port b. In this case, a control unit 111 (see Fig. 2) of the second switching unit 301<sub>2</sub> performs the same processing as processing of detecting a fault at a clock supply port in the first embodiment.

More specifically, if the control unit 111 of the second switching unit 301<sub>2</sub> detects a fault at the clock supply port b (step S201: Y), the control unit 111

executes transmission processing of an AIS-containing OAM cell (step S202). The control unit 111 of the second switching unit 101<sub>2</sub> waits for reception of an RDI-containing OAM cell (step S203). Processing in step 5 S202 is substantially the same as that shown in Fig. 6 according to the first embodiment. More specifically, a line connected to the clock supply port c having the priority "2" subsequent to the priority "1" in the clock supply line priority table 317 shown in Fig. 10 is 10 selected (step S221). As shown in Fig. 9, the clock supply line 309<sub>cd</sub> is selected. The control unit 111 generates an AIS-containing OAM cell to the first connection 311 set in the selected clock supply line 309<sub>cd</sub>, and transmits the OAM cell via an output line 15 unit 115 (step S222). A timer for waiting for reception of an RDI-containing OAM cell at the first connection 311 is set (step S223), and OAM cell transmission processing ends (END).

A clock used by the second switching unit 301<sub>2</sub> 20 at this time will be explained for only the first connection 311. As described above, the second switching unit 301<sub>2</sub> does not receive a synchronous clock from the first switching unit 301<sub>1</sub> due to a fault in the clock supply line 309<sub>ab</sub>. That is, no ATM cell is 25 supplied from the first switching unit 301<sub>1</sub>. At this time, a line master unit 118 (see Fig. 2) in the second switching unit 301<sub>2</sub> turns on a clock input circuit 120



(see Fig. 2), and supplies a reference clock 121 to the control unit 111. Since no video data 303 arrives from the video distribution device 302 shown in Fig. 9, an AIS-containing OAM cell is added to an ATM cell

5 processed by another user terminal (not shown), and the resultant cell is sent to the clock supply line 309<sub>cd</sub>.

The AIS-containing OAM cell sent from the second switching unit 301<sub>2</sub> is input from the input line unit 113 of the third switching unit 301<sub>3</sub> at the first  
10 connection 311, and supplied to the control unit 111. Since the third switching unit 301<sub>3</sub> is not the termination of the first connection 311, the AIS-containing OAM cell is directly supplied to the output line unit 115. The output line unit 115  
15 transfers the OAM cell to the fourth switching unit 301<sub>4</sub> at the termination of the first connection 311.

The contents of clock supply line switching processing executed in the fourth switching unit at the termination according to the second embodiment are  
20 substantially the same as those shown in Fig. 7 according to the first embodiment. More specifically, if the fourth switching unit 301<sub>4</sub> detects an AIS-containing OAM cell at the first connection 311 that is input to the input line unit 113 (step S241: Y), the  
25 unit 301<sub>4</sub> specifies a line having the priority "2" subsequent to the current priority "1" in the clock supply line priority table 317 shown in Fig. 10 (step

S242). The control unit 111 of the fourth switching unit 301<sub>4</sub> uses the input line unit 113 to check whether a fault has occurred in the clock supply line 309<sub>1k</sub> connected to the clock supply port 1 (step S243). If no  
5 fault has occurred (Y), the control unit 111 notifies the line master unit 118 of the clock supply line 309<sub>1k</sub> as a line for supplying a clock, and switches the line (step S244). The control unit 111 sends back an RDI-containing OAM cell to the first connection 311  
10 (step S245).

If a fault is determined in step S243 to have occurred in the clock supply line 309<sub>1k</sub>, processing ends without setting switching of the clock supply line in the line master unit 118 and sending back an  
15 RDI-containing OAM cell to the first connection 311 (END).

If the fourth switching unit 301<sub>4</sub> sends back the RDI-containing OAM cell to the first connection 311, the third and second switching units 301<sub>3</sub> and 301<sub>2</sub>  
20 sequentially receive the RDI-containing OAM cell.

As described in the first embodiment, Fig. 8 similarly shows a processing flow when the third switching unit 301<sub>3</sub> of the second embodiment receives an RDI-containing OAM cell. If the third switching unit  
25 301<sub>3</sub> receives the RDI-containing OAM cell from the fourth switching unit 301<sub>4</sub> at the termination (step S261: Y), the unit 301<sub>3</sub> switches the clock supply line

309<sub>ef</sub> connected to the clock supply port e which has received the cell, to the clock supply line (step S262), and ends reception processing (END).

As shown in Fig. 5, the control unit 111 of the second switching unit 301<sub>2</sub> executes transmission processing of an AIS-containing OAM cell upon detecting a fault at the clock supply port b. After that, the control unit 111 waits for reception of an RDI-containing OAM cell. In this state, if the control unit 111 receives an RDI-containing OAM cell before the time-out of the timer for waiting for reception of an RDI-containing OAM cell, as shown in Fig. 6 (step S203 of Fig. 5: Y), the control unit 111 performs the same RDI-containing OAM cell reception processing as that shown in Fig. 8 (step S205). As a result, clock supply line switching processing of the second switching unit 301<sub>2</sub> upon detecting a fault at the clock supply port ends (END).

If the time-out of the timer for waiting for reception of an RDI-containing OAM cell occurs in step S204 (Y), no response has been received for AIS-containing OAM cell transmission processing executed upon occurrence of a fault. In this case, whether a clock supply port having the next priority exists in the clock supply line priority table 317 shown in Fig. 10 is determined (step S206). If a clock supply port having the next priority exists (Y), processing shown in Fig. 6

using a clock supply line connected to the clock supply port having this priority is performed. In this processing, the current priority "2" in the clock supply line priority table 317 shown in Fig. 10 is changed to  
5 the next priority "3". The clock supply line 309<sub>mn</sub> connected to the new clock supply port m is specified instead of the line 309<sub>cd</sub> connected to the current clock supply port c (step S221). An AIS-containing OAM cell is generated for the third connection 313 set in the  
10 specified line, and transmitted via the output line unit 115 (step S222).

In this case, the sent AIS-containing OAM cell reaches the fifth switching unit 301<sub>5</sub> serving as the termination point of the third connection 313. If the  
15 fifth switching unit 301<sub>5</sub> detects the AIS-containing OAM cell (step S241 of Fig. 7: Y), the unit 301<sub>5</sub> specifies the clock supply line 309<sub>op</sub> having the priority "2" subsequent to the current priority "1" in the table 317 shown in Fig. 10 (step S242). The control unit 111 of  
20 the fifth switching unit 301<sub>5</sub> uses the input line unit 113 to check whether a fault has occurred in the clock supply line 309<sub>op</sub> connected to the clock supply port o (step S243). If no fault has occurred (Y), the control unit 111 notifies the line master unit 118 of the clock  
25 supply line 309<sub>op</sub> as a line for supplying a clock, and switches the line (step S244). The control unit 111 sends back an RDI-containing OAM cell to the third

connection 313 (step S245).

The second switching unit 301<sub>2</sub> which has received the RDI-containing OAM cell switches the current clock supply port b to the clock supply port m.

5 Consequently, a series of clock supply line switching operations are completed.

In the first and second embodiments described above, the first switching unit 101<sub>1</sub> or first switching unit 301<sub>1</sub> supplies a synchronous clock to the remaining  
10 second to fourth switching units 101<sub>2</sub> to 101<sub>4</sub> or second to seventh switching units 301<sub>2</sub> to 301<sub>7</sub>. However, the node which supplies the first synchronous clock need not be a switching unit because the node itself need not have an ATM cell switching function.

15 The first embodiment has exemplified the fourth switching unit 101<sub>4</sub> as a node at the termination point of a connection. The second embodiment has exemplified the fourth, fifth, and seventh switching units 301<sub>4</sub>, 301<sub>5</sub>, and 301<sub>7</sub> as nodes at the termination  
20 points of connections. However, the present invention is not limited to them. That is, a node at the termination point of a connection suffices to be a device which can be switched to a node for supplying the first synchronous clock to a port upon occurrence of a  
25 fault.

In the first and second embodiments, the port is switched in accordance with the priority (priority

order). However, the port can be switched to one regardless of the priority (e.g., another port having the same priority). The synchronous clock suffices to be switched to a node which supplies the synchronous  
5 clock for the first time. For example, the node may be switched to a direction in which the priority increases on the basis of the line quality. In this case, lines whose quality is more than ones required for communication only upon occurrence of a fault are used  
10 to send ATM cells, and the quality is lowered to a practical level in a normal state.

The above embodiments have described video data transferred between the device 102 or 302 for distributing images as application data of a synchronous  
15 system and the video reproduction device 105 or 305 for reproducing distributed images. However, the present invention is not limited to this, and can be applied to application data of various synchronous systems.

As described above, according to the present  
20 invention, a synchronous clock supply system comprises a clock sending means for sending a synchronous clock used to synchronize communication devices in a network, one or a plurality of relay communication devices which relay the synchronous clock to a sending destination,  
25 and a termination communication device serving as the sending destination of the synchronous clock. The clock sending means sends a synchronous clock used to

synchronize the communication devices in the network, to a clock supply route formed by coupling at least some of the communication devices via each path. The clock supply route extends to the termination communication device via the relay communication devices. The relay communication device comprises a fault detection means for, when no synchronous clock is supplied in a downstream direction due to a fault in an upstream path closer to the clock sending means, detecting this state.

5 When the fault detection means detects a fault, a fault notification data transmission means sends fault notification data representing occurrence of the fault to the downstream side of the clock supply route. When the fault notification data reaches the termination

10 communication device, a port switching means performs port switching for supplying the synchronous clock from a predetermined port to another port. Accordingly, the synchronous clock can be supplied from the clock sending means to the termination communication device via

15 another route. At the same time, the port switching instruction means of the termination communication device sends switching instruction data which instructs the upstream side of the clock supply route to switch the port to another one for supply of the synchronous

20 clock. When the switching instruction data is supplied in the upstream direction, the port switching means switches the port for receiving the synchronous clock to

25

a corresponding port. Thus, each relay communication device which has received the switching instruction data can receive an identical synchronous clock via a route different from a previous one. The relay communication  
5 device also receives a fault generation notification, and the fault can be removed.

According to the present invention, another synchronous clock supply system comprises a clock sending means for sending a synchronous clock used to  
10 synchronize nodes in a network, one or a plurality of relay nodes which relay the synchronous clock to a sending destination, and a termination node serving as the sending destination of the synchronous clock. The clock sending means sends a synchronous clock to a clock  
15 supply route formed by coupling arbitrary virtual paths in the network for the nodes. The clock supply route extends to the termination node via the relay nodes. The relay node comprises a fault detection means for, when no synchronous clock is supplied in a downstream  
20 direction due to a fault in an upstream path closer to the clock sending means, detecting this state. When the fault detection means detects a fault, a fault notification data transmission means sends fault notification data representing occurrence of the fault  
25 to the downstream side of the clock supply route. When the fault notification data reaches the termination node, a port switching means performs port switching for



supplying the synchronous clock from a predetermined port to another port. Accordingly, the synchronous clock can be supplied from the clock sending means to the termination node via another route. At the same  
5 time, the port switching instruction means of the termination node sends switching instruction data which instructs the upstream side of the clock supply route to switch the port to another one for supply of the synchronous clock. When the switching instruction data  
10 is supplied in the upstream direction, the port switching means switches the port for receiving the synchronous clock to a corresponding port. Thus, each relay node which has received the switching instruction data can receive an identical synchronous clock via a  
15 route different from a previous one. The relay node also receives a fault generation notification, and the fault can be removed.

According to the present invention, still another synchronous clock supply system comprises a  
20 clock sending means for sending a synchronous clock used to synchronize nodes in a network, one or a plurality of relay nodes which relay the synchronous clock to a sending destination, and a termination node serving as the sending destination of the synchronous clock. The  
25 clock sending means sends a synchronous clock to a plurality of clock supply routes formed by coupling arbitrary virtual paths in the network for the nodes.

The clock supply routes extend to different termination nodes via the relay nodes. The relay node comprises a fault detection means for, when no synchronous clock is supplied in a downstream direction due to a fault in an upstream path closer to the clock sending means, detecting this state. When the fault detection means detects a fault, a fault notification data transmission means sends fault notification data representing occurrence of the fault to the downstream side of the clock supply route. When the fault notification data reaches the termination node, a port switching means performs port switching for supplying the synchronous clock from a predetermined port to another port. Accordingly, the synchronous clock can be supplied from the clock sending means to the termination node via another route. At the same time, the port switching instruction means of the termination node sends switching instruction data which instructs the upstream side of the clock supply route to switch the port to another one for supply of the synchronous clock. When the switching instruction data is supplied in the upstream direction, the port switching means switches the port for receiving the synchronous clock to a corresponding port. Thus, each relay node which has received the switching instruction data can receive an identical synchronous clock via a route different from a previous one. The relay node also receives a fault

generation notification, and the fault can be removed.

According to the present invention, still another synchronous clock supply system comprises a clock sending means for sending a synchronous clock used  
5 to synchronize nodes in a network, one or a plurality of relay nodes which relay the synchronous clock to a sending destination, and a termination node serving as the sending destination of the synchronous clock. The clock sending means extracts a frequency component from  
10 a signal (including optical data) used for communication between the nodes in order to synchronize the nodes in the network. The clock sending means sends the frequency component as a synchronous clock having a unit time as a period to a clock supply route formed by  
15 coupling arbitrary virtual paths in the network for the nodes. The clock supply route extends to the termination node via the relay nodes. The relay node comprises a fault detection means for, when no synchronous clock is supplied in a downstream direction  
20 due to a fault in an upstream path closer to the clock sending means, detecting this state. When the fault detection means detects a fault, a fault notification data transmission means sends, as part of an ATM cell, fault notification data representing occurrence of the  
25 fault to the downstream side of the clock supply route. When the fault notification data reaches the termination node, a port switching means performs port switching for

supplying the synchronous clock from a predetermined port to another port. Accordingly, the synchronous clock can be supplied from the clock sending means to the termination node via another route. At the same  
5 time, the port switching instruction means of the termination node sends, as part of an ATM cell, switching instruction data which instructs the upstream side of the clock supply route to switch the port to another one for supply of the synchronous clock. When  
10 the switching instruction data is supplied in the upstream direction, the port switching means switches the port for receiving the synchronous clock to a corresponding port. Thus, each relay node which has received the switching instruction data can receive an  
15 identical synchronous clock via a route different from a previous one. The relay node also receives a fault generation notification, and the fault can be removed. The present invention need not send a special clock signal to the clock supply route.

20           According to the present invention, still another synchronous clock supply system comprises a clock sending means for sending a synchronous clock used to synchronize nodes in a network, one or a plurality of relay nodes which relay the synchronous clock to a  
25 sending destination, and a termination node serving as the sending destination of the synchronous clock. The clock sending means extracts a frequency component from

a signal (including optical data) used for communication between nodes in order to synchronize the nodes in the network. The clock sending means sends the frequency component as a synchronous clock having a unit time as a period to a plurality of clock supply routes formed by coupling arbitrary virtual paths in the network for the nodes. The clock supply routes extend to different termination nodes via the relay nodes. The relay node comprises a fault detection means for, when no synchronous clock is supplied in a downstream direction due to a fault in an upstream path closer to the clock sending means, detecting this state. When the fault detection means detects a fault, a fault notification data transmission means sends, as part of an ATM cell, fault notification data representing occurrence of the fault to the downstream side of the clock supply route. When the fault notification data reaches the termination node, a port switching means performs port switching for supplying the synchronous clock from a predetermined port to another port. Accordingly, the synchronous clock can be supplied from the clock sending means to the termination node via another route. At the same time, the port switching instruction means of the termination node sends, as part of an ATM cell, switching instruction data which instructs the upstream side of the clock supply route to switch the port to another one for supply of the synchronous clock. When

the switching instruction data is supplied in the upstream direction, the port switching means switches the port for receiving the synchronous clock to a corresponding port. Thus, each relay node which has  
5 received the switching instruction data can receive an identical synchronous clock via a route different from a previous one. The relay node also receives a fault generation notification, and the fault can be removed. The present invention need not send a special clock  
10 signal to the clock supply route.

The present invention has described that the port is switched in accordance with the priority upon occurrence of a fault and the clock supply line priority table representing a port switching order is prepared at  
15 each node. By properly setting the priority in the table, the order of switching the port upon occurrence of a fault can be set in accordance with various situations such as the line quality.

In the present invention, a synchronous clock  
20 used to synchronize communication devices in a network is sent from a synchronous clock sending source to a termination node along a predetermined clock supply route via a plurality of nodes. When the synchronous clock sent in the synchronous clock sending step  
25 generates a fault in a line after the synchronous clock sending source, the fault is detected at a predetermined port at the nearest downstream node in the

fault-generated line. The detecting node sends fault notification data representing occurrence of the fault to the termination node. When the fault notification data reaches the termination node, the port for  
5 receiving the synchronous clock is switched to a port which is connected to a path other than the synchronous clock sending source and clock supply route and is different from the port that has received the fault notification data at the termination node. In addition,  
10 switching instruction data representing port switching is sent back through the clock supply route. Each node which has received the switching instruction data switches the receiving port to a synchronous clock reception port. When a fault occurs in a line and no  
15 synchronous clock is sent from the synchronous clock sending source, each port is switched to obtain an identical synchronous clock from the synchronous clock sending source. A fault generation notification is also received, and the fault can be removed.

20               In the present invention, a frequency component is extracted from a signal (including optical data) used for communication between nodes in order to synchronize the nodes in a network. The frequency component is sent as a synchronous clock having a unit  
25 time as a period from a synchronous clock sending source to a termination node along a clock supply route formed by coupling arbitrary virtual paths for the nodes. When

the synchronous clock sent in the synchronous clock sending step generates a fault in a line after the synchronous clock sending source, the fault is detected at a predetermined port at the nearest downstream node in the fault-generated line. The detecting node sends, as part of an ATM cell to the termination node, fault notification data representing occurrence of the fault. When the fault notification data reaches the termination node, the port for receiving the synchronous clock is switched to a port which is connected to a path other than the synchronous clock sending source and clock supply route and is different from the port that has received the fault notification data at the termination node. In addition, switching instruction data representing port switching is sent back as part of an ATM cell through the clock supply route. Each node which has received the switching instruction data switches the receiving port to a synchronous clock reception port. When a fault occurs in a line and no synchronous clock is sent from the synchronous clock sending source, each port is switched to obtain an identical synchronous clock from the synchronous clock sending source. A fault generation notification is also received, and the fault can be removed. The present invention need not send a special clock signal to the clock supply route.

As has been described above, according to the



present invention, a termination communication device and each relay communication device which receives switching instruction data are switched to ports for receiving a synchronous clock via a route different from a previous one. These devices can receive a synchronous clock identical to a previous one. The devices also receive a fault generation notification, and the fault can be removed.

A termination node and each relay node which receives switching instruction data are switched to ports for receiving a synchronous clock identical to a previous one via a route different from a previous one. These nodes can receive a synchronous clock identical to a previous one. The nodes also receive a fault generation notification, and the fault can be removed.

A termination node and each relay node which receives switching instruction data are switched to ports for receiving a synchronous clock via a route different from a previous one. These nodes can receive a synchronous clock identical to a previous one. The nodes also receive a fault generation notification, and the fault can be removed. In order to synchronize nodes in a network by the synchronous clock, a frequency component is extracted from a signal (including optical data) used for communication between the nodes, and is used as a synchronous clock having a unit time as a period. No special clock signal need be sent to the

clock supply route.